A team from IBM's Thomas J Watson Research Center in New York has developed a self-aligning process for building double-gate transistors where the back gate goes underneath the channel of a MOSFET.
Several fab tool vendors are rolling out the next wave of self-aligned patterning technologies amid the shift toward new devices at 10/7nm and beyond. Applied Materials, Lam Research and TEL are ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback