BEOL metal line RC delay has become a dominant factor that limits chip performance at advanced nodes [1]. Smaller metal line pitches require a narrower line CD and line to line spacing, which ...
Line edge roughness, or LER, is defined as a deviation of a feature edge from an ideal shape. Semiconductor features are not perfectly smooth. LER describes the amount of variation on the edges of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback