SANTA CRUZ, Calif. — Designers frequently use clock gating to reduce IC power consumption, but it's hard to verify those changes in RTL code. A sequential equivalence checker from Calypto Design ...
Unlike combinational power reduction tools, PowerPro CG identifies and generates sequential clock-gating transformations. It fits into existing design flows with industry-standard library, timing, and ...
High level synthesis software provides an efficient path from algorithm concept to silicon, while slashing IC power consumption. In today's designs, application-specific integrated circuits (ASIC) and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results